(54) Title: DEVICE IN A PROCESS SYSTEM FOR VALIDATING A CONTROL SIGNAL FROM A FIELD DEVICE

(57) Abstract

A device (40) in a process control system (2) includes a memory (48) for storing a series of sensed process variables and command outputs representative of a learned process cycle. Comparison circuitry (80) compares recent process information to learned process information stored in the memory (48) and responsively provides a validity output signal. A method includes learning a cycle of a process to provide learned process information which comprises stored process variables and stored control signals over a time period, measuring a process variable in the process and responsively calculating the control output, storing the process variable in the control output to provide recent process information, and comparing the recent process information to the learned process information and responsively providing a validity output signal.

-1-

DEVICE IN A PROCESS SYSTEM FOR VALIDATING A
CONTROL SIGNAL FROM A FIELD DEVICE
BACKGROUND OF THE INVENTION

The present invention relates to devices which
couple to process control loops of the type used in
industry. More specifically, the invention relates to
validating a control signal from a field device.

Process control loops are used in industry to
control operation of a process, such as an oil refinery.
A transmitter is typically part of the loop and is
located in the field to measure and transmit a process
variable such as pressure, flow or temperature, for
example, to control room equipment. A controller such
as a valve controller is also part of the process
control loop and controls position of a valve based upon
a control signal received over the control loop or
generated internally. Other controllers control
electric motors or solenoids, for example. The control
room equipment is also part of the process control loop
such that an operator or computer in the control room is
capable of monitoring the process based upon process
variables received from transmitters in the field and
responsively controlling the process by sending control
signals to the appropriate control devices. Another
process device, which may be part of a control loop, is
a portable communicator which is capable of monitoring
and transmitting process signals on the process control
loop. These are often used to configure devices which
form the loop.

It is desirable to validate the control
signals in the process control system thereby improving
the reliability of the entire loop. Typically, the
prior art has been limited to simple validation
techniques, such as monitoring a control signal and

-2-

sounding an alarm or providing a safety shutdown if the control signal exceeds predefined limits. Another prior art technique is to generate a redundant control signal using the same or a different control algorithm and
5   compare the two control signals. The control signal is invalidated if it differs from the redundant signal.

SUMMARY OF THE INVENTION

A device in a process control system includes a memory for storing a series of sensed process
10 variables and command outputs representative of a learned process cycle. Comparison circuitry compares recent process information to learned process information stored in the memory and responsively provides a validity output signal. A method in
15 accordance with one aspect of the invention includes learning a cycle of a process to provide learned process information which comprises stored process variables and stored control signals over a time period, measuring a process variable in the process and responsively
20 calculating the control output, storing the process variable in the control output to provide recent process information, and comparing the recent process information to the learned process information and responsively providing a validity output signal.

25   ## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a simplified diagram showing a process control loop including a transmitter, controller, hand-held communicator and control room.

Figure 2 is a block diagram of a process
30 device in accordance with the present invention.

Figure 3 is a simplified block diagram showing steps in accordance with the present invention.

Figure 4A shows a learning cycle and Figure 4B shows an operation cycle for two process variables and a control signal.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

5   The present invention provides a technique for validating control signals in a process control system to control process variables. Process variables are typically the primary variables which are being controlled in a process. As used herein, process
10   variable means any variable which describes the condition of the process such as, for example, pressure, flow, temperature, product level, pH, turbidity, vibration, position, motor current, any other characteristic of the process, etc. Control signal
15   means any signal (other than a process variable) which is used to control the process. For example, control signal means a desired process variable value (i.e. a setpoint) such as a desired temperature, pressure, flow, product level, pH or turbidity, etc., which is adjusted
20   by a controller or used to control the process. Additionally, a control signal means, calibration values, alarms, alarm conditions, the signal which is provided to a control element such as a valve position signal which is provided to a valve actuator, an energy
25   level which is provided to a heating element, a solenoid on/off signal, etc., or any other signal which relates to control of the process. Process devices include any device which forms part of or couples to a process control loop and is used in the control or monitoring of
30   a process.
          Figure 1 is a diagram showing an example of a process control system 2 which includes process piping 4 carrying a process fluid and two wire process control loop 6 carrying loop current I.   Transmitter 8,

-4-

controller 10 (which couples to a final control element
in the loop such as an actuator, valve, a pump, motor or
solenoid), communicator 12, pc 13 and control room 14
are all part of process control loop 6.   It is
5   understood that loop 6 is shown in one configuration and
any appropriate process control loop may be used such as
a 4-20 mA loop, 2, 3 or 4 wire loop, multi-drop loop and
a loop operating in accordance with the HART®, Fieldbus
or other digital or analog communication protocol.   In
10   operation, transmitter 8 senses a process variable such
as flow using sensor 16 and transmits the sensed process
variable over loop 6.   The process variable may be
received by controller/valve actuator 10, communicator
12, pc 13 and/or control room equipment 14.   Controller
15   10 is shown coupled to valve 18, and is capable of
controlling the process by adjusting valve 18 thereby
changing the flow in pipe 4.   Controller 10 receives a
control input over loop 6 from, for example, control
room 14, transmitter 8 or communicator 12 and
20   responsively adjusts valve 18.   In another embodiment,
controller 10 internally generates the control signal
based upon process signals received over loop 6.
Communicator 12 may be the portable communicator shown
in Figure 1 or may be a permanently mounted process unit
25   which monitors the process and performs computations.
Process devices include, for example, transmitter 8,
controller 10, communicator 12 and control room 14 shown
in Figure 1.   Another type of process device is a PC,
programmable logic unit (PLC) or other computer coupled
30   to the loop using appropriate I/O circuitry to allow
monitoring, managing, and/or transmitting on the loop.
        Any of the process devices 8, 10, 12, 13 or 14
shown in Figure 1 may include control signal validation
circuitry in accordance with the present invention.

-5-

Figure 2 is a block diagram of a process device 40
forming part of loop 6. Device 40 is shown generically
and may comprise any of process device 8-14. In one
preferred embodiment, device 40 comprises pc 13.
Control room equipment 14 may comprise, for example, a
DCS system implemented with a PLC and controller 10 may
also comprise a "smart" motor and pump. Process device
40 includes I/O circuitry 42 coupled to loop 6 at
terminals 44. I/O circuitry has preselected input and
output impedances known in the art to facilitate
appropriate communication from and to device 40. Device
40 includes microprocessor 46, coupled to I/O circuitry
42, memory 48 coupled to microprocessor 46 and clock 50
coupled to microprocessor 46. Microprocessor 46
receives a process signal input 52. Input 52 is
intended to signify input of any process signal, and as
explained above, the process signal input may be a
process variable, or a control signal and may be
received from loop 6 using I/O circuitry 42 or may be
generated internally within field device 40. Field
device 40 is shown with a sensor input channel 54 and a
control channel 56. In many instances, a transmitter
such as transmitter 8 will exclusively include sensor
input channel 54 while a controller such as controller
10 will exclusively include a control channel 56. Other
devices on loop 6 such as communicator 12 and control
room equipment 14 may not include channels 54 and 56.
It is understood that device 40 may contain a plurality
of channels to monitor a plurality of process variables
and/or control a plurality of control elements as
appropriate.

Sensor input channel 54 includes sensor 16,
sensing a process variable and providing a sensor output
to amplifier 58 which has an output which is digitized

-6-

by analog to digital converter 60. Channel 54 is typically used in transmitters such as transmitter 8. Compensation circuitry 62 compensates the digitized signal and provides a digitized process variable signal
5 to microprocessor 46.

When process device 40 operates as a controller such as controller 8, device 40 includes control channel 56 having control element 18 such as a valve, for example. Control element 18 is coupled to
10 microprocessor 46 through digital to analog converter 64, amplifier 66 and actuator 68. Digital to analog converter 64 digitizes a command output from microprocessor 46 which is amplified by amplifier 66. Actuator 68 controls the control element 18 based upon
15 the output from amplifier 66. In one embodiment, actuator 68 is coupled directly to loop 6 and controls a source of pressurized air (not shown) to position control element 18 in response to the current I flowing through loop 6.

20 In one embodiment, I/O circuitry 42 provides a power output used to completely power all the circuitry in process device 40 using power received from loop 6. Typically, field devices such as transmitter 8, or controller 10 are powered from the loop 6 while
25 communicator 12 or control room 14 has a separate power source. As described above, process signal input 52 provides a process signal to microprocessor 46. The process signal may be a process variable from sensor 16, the control output provided to control element 18, or a
30 control signal, process variable or diagnostic signal received over loop 6, or a process signal received or generated by some other means such as another I/O channel.

A user I/O circuit 76 is also connected to microprocessor 46 and provides communication between device 40 and a user. User I/O circuit 76 includes, for example, a display for output and a keypad for input.

5 Typically, communicator 12 and control room 14 includes I/O circuit 76 which allows a user to monitor and input process signals such as process variables, control signals (setpoints, calibration values, alarms, alarm conditions, etc.) A user may also use circuit 76 in

10 communicator 12 or control room 14 to send and receive such process signals between transmitter 8 and controller 10 over loop 6. Further, such circuitry could be directly implemented in transmitter 8, controller 10 or any other process device 40.

15 Microprocessor 46 acts in accordance with instructions stored in memory 48 and provides, in some embodiments, a sensor compensation function 80 and/or a control function 82. Furthermore, microprocessor 46 provides a control signal validation function 84 in

20 accordance with the present invention. The command signal to be validated may be received, for example, through any of the various inputs to microprocessor 46 described above.

Figure 3 is a simplified block diagram 80 of

25 a command validation function in accordance with the present invention performed by microprocessor 46 in response to instructions stored in memory 48 shown in Figure 2. The function is initiated during a repeatable process cycle 82 and enters a process learning cycle 84.

30 Process learning cycle 84 includes block 86 during which process signal(s) are obtained and stored in memory 48 at block 88. More than one process pattern may be obtained and stored in memory 48. Cycle 84 may be performed during commissioning of the process control

-8-

loop or during manufacturing process (e.g., while the loop is operating). Control is then passed to block 90 in which a control signal is obtained and stored in memory 48 at block 92. At block 94, the current values
5   of the process signal(s) and control signal are obtained. Block 96 is a comparison function in which process cycles which were learned during learning cycle 84 are compared to the current process signal(s) and the current control signal. If the current control signal
10 is within boundaries determined based upon the learned process cycle, control is returned to block 82. On the other hand, if the control signal has exceeded the predetermined boundaries, control is passed to block 98 and an error condition is initiated. This error
15 condition is also referred to herein as the validity signal which is generated by microprocessor 46. The validity signal may trigger an error event which is signalled across loop 6 or initiate a special control condition such as an emergency shut down. Furthermore,
20 control is optionally passed to block 100 in which an alternate controller is used to generate the control signal and control the process in real time.

        Figures 4A and 4B show a control signal C and two process variable signals PV1 and PV2, each plotted
25 versus time, so as to illustrate operation of block diagram 80 of Figure 3. PV1 and PV2 may be any of the process variables available in the control system. Figure 4A shows the process cycle during the learning cycle 84 in which process variables PV1 and PV2 and
30 control signal C are monitored and stored in memory 48. In this example, the process cycle is divided into phases, Phase 1 and Phase 2. For each phase, information regarding the two process variables is collected and stored such that it will be possible to

-9-

subsequently identify in which phase the process is currently operating. For example, such information would be the minimum, maximum and rate of change values for PV1 and PV2 may be stored along with the minimum,
5   maximum and rate of change for the control signal C for each phase. If there is sufficient memory, data points for the entire phase may be stored.

Figure 4B shows a process cycle after the learning period during which time the control signal C
10 experiences an error and illustrates operation of comparison block 96 in Figure 3. First, PV1 and PV2 are monitored to determine "where" in the cycle the process is currently operating, for example, Phase 1 or Phase 2. Then, using a rule based system as an example, if the
15 control signal and the rate of change of the control signal are outside of predetermined percentages of the (learned) stored values, an error is generated. This is shown in Phase 2 of Figure 4B in which the control signal, C, exceeds a predetermined percentage
20 (THRESHOLD). The predetermined percentage is set, for example, during commissioning and stored in memory 48. Microprocessor 48 generates the validity signal error condition shown at block 98 in Figure 3.

The learning cycle of the present invention
25 can occur over a single process cycle or may be based upon the observance of a number of cycles. Further, the learned values may be selectively updated during subsequent process cycles. The comparison function may be through any appropriate technique including fuzzy
30 logic algorithms, neural networks regression algorithms, other more complex rule based systems, etc. Models for different processes, including thresholds for rule sets, may be stored in memory 48 and selected and optionally optimized over a number of process cycles by a user.

-10-

Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without departing from
5 the spirit and scope of the invention. For example, all of the various functions and circuitry described herein can be implemented in any appropriate circuitry including software, ASICs, fuzzy logic techniques, or even analog implementations. Further, the process
10 device may include any number or combination of input and control channels and may operate on any number of process signals, alone or in their combination.

-11-

WHAT IS CLAIMED IS:

1.   A method for validating a control output from a field device in a process, the method comprising:

  learning a cycle of the process to provide a learned process information, the learned process information comprising stored process variables and stored control outputs over a specific time period;

  measuring a current process variable in the process and calculating the current control output for the process as a function of the current process variable to provide current process information; and

  comparing the current process information to the learned process information and providing a validity signal.

2.   The method of claim 1 wherein the steps are performed in the field device.

3.   The method of claim 1 wherein the process variable is measured at a first location and the control output is calculated at a second location and the comparing is performed at the second location.

4.   The method of claim 1 wherein process variable measured in a first location, the control output calculated at a second location and the comparing is performed at a third location.

5.   The method of claim 1 wherein the learned process information is modeled in a fuzzy logic algorithm.

6.   The method of claim 1 wherein the learned process information is modeled by a neural network.

-12-

7..   The method of claim 1 wherein the learned process information is modeled by a regression algorithm.

8.   A two-wire device of the type used in the process control industry, comprising:

      a process variable input receiving a process variable;

      a control circuit for calculating a control output as a function of the sensed process variable and a setpoint;

      a memory for storing a series of sensed process variables and command outputs representative of a learned process cycle;

      an output circuit for formatting the control output onto the two wires; and

      a validation circuit which compares the learned process cycle to the sensed process variable and command output to responsively provide a validation signal representative of a state of the control output.

9.   The device of claim 8 including a compensation circuit compensating the process variable.

10.   The device of claim 8 wherein the learned process cycle is modeled in a fuzzy logic algorithm.

11.   The device of claim 8 wherein the learned process cycle is modeled by a neural network.

12.   The device of claim 8 wherein the learned process cycle is modeled by a regression algorithm.

13.   The device of claim 8 wherein the process variable input comprises a sensor for sensing a process variable.

14.   The device of claim 8 wherein the device is wholly powered through the two-wire loop.

15.   The device of claim 8 wherein the device comprises a transmitter.

Fig. 1

Fig.2

PROCESS CYCLE ─82

OBTAINING
PROCESS SIGNAL(S)   ─86

STORING THE
PROCESS SIGNAL(S)   ─88

84⟨

OBTAINING A
CONTROL SIGNAL   ─90

STORING THE
CONTROL SIGNAL   ─92

OBTAINING A CURRENT
PROCESS SIGNAL(S) AND
A CURRENT CONTROL   ─94
SIGNAL

─96
COMPARING
A LEARNED PROCESS
CYCLE TO THE CURRENT   WITHIN
PROCESS SIGNAL(S) AND   BOUNDERIES
THE CURRENT CONTROL
SIGNAL

BOUNDERIES
EXCEEDED

98⟩
GENERATE
ERROR CONDITION
(VALIDITY SIGNAL)
─100

ALTERNATE
CONTROLLER

80

Fig. 3

Fig. 4A

Fig. 4B

INTERNATIONAL SEARCH REPORT

A. CLASSIFICATION OF SUBJECT MATTER

IPC 6   G05B19/418   G05B19/042

According to International Patent Classification(IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 6   G05B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 386 373 A (KEELER JAMES D ET AL) 31 January 1995 see the whole document	1,3,4,6
Y	---	2,5,7-15
Y	DE 195 02 499 A (PEPPERL & FUCHS) 1 August 1996 see the whole document	2,8,9, 11,13-15
Y	US 5 511 004 A (DUBOST LAURENT ET AL) 23 April 1996 see the whole document	5,10
Y	EP 0 624 847 A (PHILIPS ELECTRONIQUE LAB ;PHILIPS ELECTRONICS NV (NL)) 17 November 1994 see the whole document	7,12

-/--

| [X] Further documents are listed in the continuation of box C. | [X] Patent family members are listed in annex. |

* Special categories of cited documents :

"A" document defining the general state of the art which is not considered to be of particular relevance

"E" earlier document but published on or after the international filing date

"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)

"O" document referring to an oral disclosure, use, exhibition or other means

"P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
8 April 1998	17/04/1998

| Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016 | Authorized officer

Hauser, L |

1

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication,where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 089 984 A (STRUGER ODO J ET AL) 18 February 1992 see the whole document ---	1,8
A	WO 94 25933 A (PAVILION TECH INC) 10 November 1994 see the whole document ---	1,6,8,11
A	US 5 548 528 A (KEELER JAMES D ET AL) 20 August 1996 see the whole document -----	1,8

1

INTERNATIONAL SEARCH REPORT

Information on patent family members

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5386373 A	31-01-95	AU 7375894 A	28-02-95
		AU 677694 B	01-05-97
		AU 7477694 A	28-02-95
		CA 2167588 A	16-02-95
		CA 2167927 A	16-02-95
		EP 0712463 A	22-05-96
		EP 0712509 A	22-05-96
		JP 9501782 T	18-02-97
		JP 9504346 T	28-04-97
		WO 9504957 A	16-02-95
		WO 9504878 A	16-02-95
		US 5539638 A	23-07-96
		US 5548528 A	20-08-96
		US 5682317 A	28-10-97
DE 19502499 A	01-08-96	NONE	
US 5511004 A	23-04-96	FR 2692037 A	10-12-93
		CA 2114634 A	09-12-93
		EP 0573357 A	08-12-93
		FI 940487 A	02-02-94
		WO 9324808 A	09-12-93
EP 0624847 A	17-11-94	FR 2705155 A	18-11-94
		JP 6348359 A	22-12-94
		US 5519647 A	21-05-96
US 5089984 A	18-02-92	NONE	
WO 9425933 A	10-11-94	AU 6669594 A	21-11-94
		CA 2161655 A	10-11-94
		EP 0696372 A	14-02-96
US 5548528 A	20-08-96	US 5386373 A	31-01-95
		AU 7375894 A	28-02-95
		AU 677694 B	01-05-97
		AU 7477694 A	28-02-95
		CA 2167588 A	16-02-95
		CA 2167927 A	16-02-95
		EP 0712463 A	22-05-96

INTERNATIONAL SEARCH REPORT

Information on patent family members

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5548528 A		EP 0712509 A	22-05-96
		JP 9501782 T	18-02-97
		JP 9504346 T	28-04-97
		WO 9504957 A	16-02-95
		WO 9504878 A	16-02-95
		US 5539638 A	23-07-96
		US 5682317 A	28-10-97

Form PCT/ISA/210 (patent family annex) (July 1992)

THIS PAGE BLANK (USPTO)